

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/469,754	12/22/1999	YASUTAKA TSUKAMOTO	2271/53999-A	5345
7590 01/30/2007 RICHARD JAWORSKI COOPER & DUNHAM LLP 1185 AVENUE OF THE AMERICAS NEW YORK, NY 10036			EXAMINER	
			CRAIG, DWIN M	
			ART UNIT	PAPER NUMBER
			2123	
SHORTENED STATUTORY	PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS		01/30/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)	
	09/469,754	TSUKAMOTO ÉT AL.	
Office Action Summary	Examiner	Art Unit	
	Dwin M. Craig	2123	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum staturoy period was pailure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailting date of this communication. D (35 U.S.C. § 133).	
Status			
<ul> <li>1) ⊠ Responsive to communication(s) filed on 14 Appears</li> <li>2a) ☐ This action is FINAL.</li> <li>2b) ☒ This</li> <li>3) ☐ Since this application is in condition for allower closed in accordance with the practice under Expression</li> </ul>	action is non-final. nce except for formal matters, pro		
Disposition of Claims			
4) ☐ Claim(s) 1-40 is/are pending in the application. 4a) Of the above claim(s) is/are withdray  5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1-40 is/are rejected.  7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.		
Application Papers			
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplished any accomplished any objection to the Replacement drawing sheet(s) including the correct accordance of the option of the correct accordance of the option of the correct accordance of the correct accordance of the correct accordance of the correct of the cor	epted or b) objected to by the I drawing(s) be held in abeyance. See ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date 4/14/06.	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal P 6) Other:	ate	

Art Unit: 2123

### **DETAILED ACTION**

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after allowance or after an Office action under *Ex Parte Quayle*, 25 USPQ 74, 453 O.G. 213 (Comm'r Pat. 1935). Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, prosecution in this application has been reopened pursuant to 37 CFR 1.114. Applicant's submission filed on 4/10/2006 has been entered.

### Information Disclosure Statement

2. The information disclosure statement (IDS) submitted on 4/14/2006 was filed after the mailing date of the Notice of Allowance on 1/13/06. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any

Art Unit: 2123

evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

- 3. Claims 1, 9, 17, 25, 29, 33, 37, 38, 39 and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Japanese Laid Open Patent Application Number JP-0105308 to Yoichiro et al. hereafter referred to as Yoichiro in view of U.S. Patent 5,481,469 to Bransen.
- 3.1 Regarding claims 1, 9, 17, 25, 29, 33, 37, 38, 39 and 40 and using independent claim 1 as an example, Yoichiro substantially teaches, a computer readable medium including computer executable code stored thereon, the code being executed by a processor to perform a method for estimating power consumption of an integrated circuit comprising: simulating logic of basic (Figure 3 appears to be a logic NAND gate) and mega cells of the integrated circuit; estimating a first value of electric power consumed by said mega cells based on said logic simulations (Abstract [57] "When simulation is started, a DC power consumption value register is initialized on the total value of electric power in a DC power consumption value area 203 to all the elements in a circuit" and Figure 3 shows a logic circuit) and pre-established power consumption data, including estimating a current consumed by the mega cells by obtaining logic states for each mega cell, determining an average operation frequency for each logic state, and determining an alternating current component (Abstract[57] "...the power consumption value corresponding to the state of the element is read out of an AC power consumption value...") and

Application/Control Number: 09/469,754

Art Unit: 2123

a direct current (Abstract [57] "A DC power consumption value area to all the elements of the circuit...") component for each logic state to calculate said current consumed by the mega cells;

estimating a second value of electric power consumed by said basic cells based on said logic simulations (Abstract [57] "When simulation is started..." and Figure 3 shows a logic circuit) and pre-established power consumption data, including estimating a current consumed by the basic cells; and combining said first and second value to obtain the power consumption of the integrated circuit (Patent Abstracts of Japan, Yoichiro, Abstract [57] and Figure(s) 2-6 and the descriptive text).

More specifically the Abstract to Yoichiro teaches,

However, Yoichiro does not expressly disclose a teaching of simulating and calculating the power consumed by a Mega-cell in an integrated circuit.

Bransen teaches the simulation and calculating of power of a Mega-cell in an integrated circuit (Figures 7 & 8 and Col. 9 lines 38-48).

Yoichiro and Bransen are analogous art because they are from the same problem solving area of calculating power consumption in integrated circuits.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to have used the power calculation methods of Yoichiro in combination with the Megacell power consumption calculation methods of Bransen.

The suggestion for doing so would have been the need to provide accurate calculation of power of logic elements (Bransen Col. 2 lines 1-4) and that in order to accurately account for all power consumed by circuits including mega-cells then the teachings of Bransen are required to predict the power requirements of a Mega-cell circuit.

Art Unit: 2123

Therefore, it would have been obvious to combine Bransen with Yoichiro to obtain the invention as specified in claims 1, 9, 17, 25, 29, 33, 37, 38, 39 and 40.

3.2 Regarding claim 40, Yoichiro teaches, wherein the alternating current component of said current (Abstract[57] "...the power consumption value corresponding to the state of the element is read out of an AC power consumption value...") consumed by the mega cells for each logic state is determined by utilizing a predetermined constant value and the average operating frequency for each logic state (see Figure 6).

However, Yoichiro does not expressly disclose a teaching of simulating and calculating the power consumed by a Mega-cell in an integrated circuit.

Bransen teaches the simulation and calculating of power of a Mega-cell in an integrated circuit (Figures 7 & 8 and Col. 9 lines 38-48).

- 4. Claims 2-8, 10-16, 18-23, 26-28, 30-32 and 24-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoichiro as modified by Bransen as applied to claims 1, 9, 17, 25, 29, 33, 37, 38, 39 and 40 above and further in view of Microsoft Dictionary Computer Dictionary 1997 edition.
- 4.1 Yoichiro as modified by Bransen teaches a method of simulating and determining the AC and DC power consumption requirements of integrated circuits as recited in claims 1, 9, 17, 25, 29, 33, 37, 38, 39 and 40 above, differing from the invention as recited in claims 2-8, 10-16, 18-23, 26-28, 30-32 and 24-36 in that their combined teaching lacks,

Application/Control Number: 09/469,754

Art Unit: 2123

(claims 2-8, 10-16, 18-23, 26-28, 30-32 and 24-36) storing executable code on a floppy disk, a 3.5 inch floppy disk, a CDROM or Compact Disk a read/write Compact Disk or a DVD disk or where the data therein is compressed.

Microsoft teaches a (3.5 inch floppy disk, page(s) 81 and 201, a CDROM or Compact Disk page 82, a Compact Disk that can read from or written to page 82 and a Digital Video Disk DVD page 145 and compression of data page 107).

Yoichiro as modified by Bransen and Microsoft are analogous art because they are all from the computer technology art.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to utilize 3.5 inch floppy disks, CDROM disks and DVD disks as well as compression because of the these methods of storing executable code were in such wide use that it would be obvious to an artisan of ordinary skill to store and distribute a simulation software program using 3.5 floppy disks, CDROM disks, DVD disks and disks which have compressed data on them.

#### Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dwin M. Craig whose telephone number is (571) 272-3710. The examiner can normally be reached on 10:00 - 6:00 M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul L. Rodriguez can be reached on (571) 272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/469,754

Art Unit: 2123

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Dwin McTaggart Craig

PAUL RODRIGUEZ

Page 7

TECHNOLOGY CENTER 2:00